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Introduction to DC Wafers Investments, S.L.
• Multicrystaline wafers manufacturer
• Production capacity: 80 MW (1,6 mill./mo.)
• High quality standards
iguerrero@dcwafers.com
vparra@dcwafers.com
PV market evolution
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PV Insights Aggregate Variations % 
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Poly Wafer
Poly Cell
Cell Watt
Module Watt 
- Up to 50% price decrease
(Aug 10’- Aug 11’)
3.66 USD/wafer (March 10’)
1.53 USD/wafer (October 11’)
1.21 USD/Wp (March 10’)
0.58 USD/Wp (October 11’)
Restricted market: only high
efficiency materials and
devices are demanded
mc-Si wafer devaluation
Some facts…
Quasi-mono, pseudo-mono, mono-like…
Oct 11’
Jan 11’
Jul 11’
GT Advanced Technologies 
Announces Commencement of DSS 
MonoCast(TM) Beta Shipments and 
Production Testing Partnership with 
Korean PV Manufacturer Nexolon
Quasi-mono, pseudo-mono, mono-like…
Usage of Directional 
Solidification (DSS) 
and Heat Exchange 
Method (HEM) 
furnaces
Usage of seeds based 
on <100> orientated 
Cz-Si, preferably non-
doped. Geometry and 
size-controlled
Controlled melting of 
the seed by thermal 
engineering (using 
both software and 
hardware approaches)
Optimization of the 
growth speed and 
temperature control 
during growth and 
annealing/cooling 
processes. 
Fundamentals… Expected features…
• Lower LID than Cz-Si 
wafers.
• High efficiency due to
Isc boost.
• High productivity as 
DSS/HEM methods are 
used lowering cost per 
watt.
• Lower breakage
Initial tests at DC Wafers (2010): general behavior of the mono seed
Central brick
99% (100) monocrystalline
Seed junctions
Side growth of
multicrystals
Manufacturing mono-cast ingots
Average values:
EFF = 16.83 %
Isc = 8.53 A
Voc = 623 mV
FF= 77.14%
Average values:
EFF = 17.16 %
Isc = 8.55 A
Voc = 628 mV
FF= 77.78%
750                                          ADU                                     1350
PL image of an as-cut wafer*
* In collaboration with Semilab
Etch pit density (EPD) analysis
Mono area
1.5x105 cm-2 Multi areas
1.1x106 cm-2
Massive Volume Manufacturing
multimulti
Complete seeded ingot
Quasi-mono (QM)
Monocrystalline >90%
DCWafers plus (DCW+)
Monocrystalline >75%
Mc-Si (multi o mono/multi)
Monocrystalline <75%
Mono casting (MC)
Monocrystalline 100%
Our clasification
Typical uPCD lifetime behavior at brick level
Seed
Top SCRAP
Brick tail
Central brick
Seeded growth Conventional growth
Thermal gradients induce higher growth front
curvature when using the seed-assisted
approach
Bigger low-lifetime tails
Manufacturing mono-cast ingots: COST
COST ISSUES
• Bigger tails
•Seed cost
• Cycle time
QUALITY ISSUES
• Cell efficiency
distribution
• ThermalStress
Seeds G1 Seeds G1* (brick’s tail)
Seeds G0
(CZ)
Seed
Top SCRAP
Brick tail
Central brick
Manufacturing mono-cast ingots
G1
G1*
Recycled seeds
(Generation n): High-
defect regions (sub-
grain sGB
boundaries)
SEED G1 SEED G2 SEED G1*side
corner
> >
> >
Manufacturing mono-cast ingots
Larger defect areas but higher efficiency
Brick 1
Brick 25
Seed G2
Lower lifetime region at the bottom near the crucible)
Joints between 2 individual seeds
G1 seed (lifetime maps)
Lower lifetime region after melting/nucleation (G0 seed)
Manufacturing mono-cast ingots
The high lifetime regions of the previously used seed have now lost quality
G2 seed
All the  previously detected low lifetime regions vs G1-seed are 
markedly larger after one process
Manufacturing mono-cast ingots
Generation 2-based seeds
- No MC (100% mono) wafers after Generation 1
- Visible defect structures after KOH/HCl etching of the seeds.
- Lower average efficiency: Isc as the most contributing factor to decrease efficiency
Manufacturing mono-cast ingots
QM: Eff = 
16.27%
Multi region: 
Eff = 16.29 %
Reference: 
Eff = 16.37%
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New crystal
top
middle
G0 wafers (same brick)
Photoluminiscence analysis in collaboration with SEMILAB
Gn wafers
Isc and 
efficiency
related to
bulk
defect
density
Seed recycling
Jonction
between 
seeds
130 ADU 7000
300 ADU 7000
G1* 
G1 
300 ADU 7000
130 ADU 5000 150 ADU 5000
Central bricks (MC wafers)
130 ADU 7000
Manufacturing mono-cast ingots
Photoluminiscence analysis in collaboration with SEMILAB
Side brick (DCW+ wafers)
Seeds G1 Seeds G1*
Seed
Top SCRAP
Brick tail
Central brick
Manufacturing mono-cast ingots
G1*
G1
The % of mono-like wafers decreases from
G1 to G1*, but higher average efficiency
was observed for G1* based seeds
Impurity effect (interstitial/defects
decoration)
<5% MC wafers
> 40% multi wafers
Seeds recycling: crystal defects or impurities?
Summary and findings
- High efficiency devices are more and more demanded by the hard and 
diffuse PV market.
- Quasi-mono based wafers entail one of the most attractive ways of 
satisfying those demands in a relatively easy and quick way.
- Solar cell/module customers still understanding the overall  quasi-mono 
ingots performance (mono-like regions, average efficiency, even 
aesthetics…).
- Mass production are fully dependant on quality and availability of mono 
seeds and the cost related.
- Recycling of the seeds to reduce costs proven not to be an easy path due to 
dislocations from thermal stress
Type of 
wafer
Isc/A Voc/mV Average EFF
G2 zone
(ingot 1)
8.26 609 15.85
G0 zone
(ingot 1)
8.45 623 16.80
(median: 16.90)
G1 
(ingot 2)
8.33 612 16.12
G1* 
(ingot 3)
8.36 615 16.27
G0 zone
(double peak distribution)
65% of wafers exhibiting >16.80% eff
Values corresponding to equivalent
samples taken from the respective
ingots (DCW+, QM and MC)
Non-optimized iso-texturing process
(Isc up to 8.60 A can be reached)
Summary and findings
- Software and hardware modifications (recipe and furnace hot zone): average 
efficiency/ingot >17% using iso-texturing process and >17.5% using alkaline-
based texturing. 
- Study of the origin of the defects when recycling the seed: thermal shock 
during nucleation, effect of impurities coming from the crucible.
- Avoidance of low efficiency tails. Effect of carbon/oxygen impurities (fine FTIR 
analysis, LID).
- Use of alternative feedstock with encouraging yield/efficiency results.
- Cost reduction: increase efficiency by reusing seeds.
- Development of a pilot scale furnace (70 kg) sharing HEM and DSS features.
Current status at DCWafers
6.17E-4 A
1.40E-4 A
5 mm 500 µm
5.63E-4 A
1.72E-4 A
6.60E-4 A
3.02E-4 A100 µm
Current status at DCWafers
Light Beam Induced Current (LBIC) maps
Defect area
(G0-based 
PV cell)
Extended defects with regions exhibiting different
charge capture activity (effect of precipitated
impurities)
The lower the Isc values the more the density of 
highly active defects (from G0 wafers to Gn)
Current status at DCWafers
90 ADU 5000 90 ADU 500090 ADU 5000 90 ADU 5000
G0 (corner brick)
Top (multi ) 
Defect density increases from the mono regions and near the mono/multi interfaces
Photoluminiscence analysis in collaboration with SEMILAB
Defect density increase from G0 to Gn seed-based 
ingots are in agreement with the occurrence of lower 
mechanical resistance (fracture tension by FLBT 
analysis) (poster session J. Barredo et al.)
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